| Applying Reconfigurable Computing to Acoustic Sensors Using FPGAs |
|
|
| Army Research Laboratory, Adelphi, Maryland | |
| Apr 01 2008 | |
|
Page 2 of 2
advertisement: A detection algorithm is then run on the FFT output magnitudes to identify possible targets. This is done in two stages. First, a peak picking algorithm estimates the noise floor and high-power frequency bins are selected with a threshold determined from that noise floor. Harmonic line analysis is performed to find groups of frequency bins that form a harmonic relationship. Groups containing enough frequency components are declared to be targets. In the second stage, beamforming is performed on the raw data at the target’s frequencies to determine exact target bearings. Finally, a tracking filter is applied to reduce the number of false reports and provide a lock on the target’s bearing, providing lines-of-bearing (LOB) updates once every second. This entire computation could be done on either the CAµS DSP or the CAµS FPGA alone. Figure 2. In the circular Acoustic Sensor Array, the sensors are placed on or near the ground in a geometric shape to conform the array. This work was done by Mark Falco of Sanders and Andree Filipov of the Army Research Laboratory. This Brief includes a Technical Support Package (TSP).Applying Reconfigurable Computing to Acoustic Sensors Using FPGAs (reference ARL-0036) is currently available for download from the TSP library. Login first to download.
Prev: Delta-Sigma UHF Digital Waveform Generator Next: FPGA-Based Communication Channel for Digital Signal Processor Chips |























